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Synthetic Aperture Radar (SAR) is a radar system that processes the return 
signal to achieve the effect of having a larger aperture than the one provided 
by the physical dimensions of its antenna. The processing consists of a 
weighted summation of regularly spaced samples from the signal history, hence 
of logic for the arithmetic and storage for the signal history. LSI and VLSI 
technology offer some beautiful ways to implement this computation in chips in 
which the storage and logic functions are commingled. 
The SAR problem discussed in this paper is based on actual requirements set 
forth by NASA for a spaceborne application. 
The requirements for high resolution and high quality necessitate a data 
sampling rate of 1. 5 MHz. For each data value 1,025 4-bit complex 
•multiply+add operations are needed, which is equivalent to 1.1 GHz complex 
multiply+add operation rate. Since this rate is much too high for general 
purpose systems, a special-purpose device was sought. 
This paper discusses two architectures based on parallel operation of 1, 025 
identical cells, each of which is capable of performing arithmetic, storage, 
and several control operations. The operation rate in each device is only 
7.5 MHz, which is quite manageable, especially with the help of a substantial 
degree of pipelining. 
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A computational -mathematical analysis is used as a primary tool for evaluating 
the design and some of its tradeoffs. 
Two different approaches are discussed and compared; both are based on having 
1,025 identical cells working in parallel, but differ in their dual approaches 
to the flow of data. The mathematics require a relative motion of the data 
with respect to some (relatively) constant sets of coefficients. In one 
approach the coefficients are held stationary in space, and the data flows 
past them; in the other, the data is held and the coefficients flow past. 
The paper discusses the architecture, both approaches, some of the control 
issues, and most important, some aspects of the methodology of the design. 
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BACKGROUND 
Synthetic Aperture Radar (SAR) is a radar system that uses its own motion and 
information processing capabilities to achieve an effective (yirtual) radar 
aperture which is much larger than the ohysical aperture provided by its 
antenna. 
Why should the aperture be made larger? Or, what is wrong with the 
conventional circular-scan radars such as those carried in the noses of most 
aircraft? 
The answer to this obvious question can be found in [1]. 
verbatim: 
It is copied here 
Experience has shown that most of the images made by circular-scan 
radar systems aboard airplanes are poorly defined. 
The poor definition results from a fundamental reason: Most airborne 
circular-scan radar antennas are rather small, and fine angular 
resolution can be obtained only with an imaging system that has a 
large aperture with respect to the wavelength of radiation received. 
In other words, the resolution of a large-aperture lens or antenna is 
finer than the resolution of a small-aperture lens or antenna. The 
limiting angular resolution is proportional to the ratio between the 
wavelength received and the size of the aperture. 
In conventional optics, the larger the aperture, the higher the quality 
obtained for certain given conditions. Similarly, in the SAR case, the larger 
the aperture, the higher the resolution, and the less energy 
obtain a desired signal- to-noise ratio. 
required to 
The basic idea is very simple. The higher quality image of any ground 
position is computed from ..all the radar returns (echoes) from it. The 
multitude of returns is due to the width of the radar ~ and to the motion 
of the platform relative to the planet. The image obtained by storing these 
reflections and adding them coherently is better than the one obtained from 
conventional systems. 
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The reader interested in the theory and the details of SAR technology is 
advised to read the article on side-looking radars in Scientific American [1] 
and the less popular and more ,detailed literature mentioned in references [2] 
through [ 6]. 
THE HATHEHATICAL PROBLEM 
The following is a description of the SAR processing problem, substantially 
simplified for the purpose of this discussion. The result of the computation 
is a ground texture map of a swath roughly parallel to and considerably to one 
side of the track followed by the platform. One simplification employed in 
this description is to neglect the effects of the altitude of the platform . 
In the description which follows, think of yourself as looking down on a 
platform which is moving on a railroad track, the X axis, at velocity v . A map 
of the area to one side of the track is to be constructed. 
At the times t.=iNT, for i=0,1,2, .. . 
1. 
a radar ~ is transmitted in 
Y-direction. At the times t .. =(iN+j)T, for i=0,1,2, .. . 
l.,J and 
the 
for 
j=O, 1, ... , N-1, both the magnitude and the phase of the return are recorded. 
Let Di . denote the data recorded at the time t. . . 
,J l.,J 
The set {i,*} is called the ith vertical column, and the set {*,j} is called 
the jth horizontal row. 
The sampling period, T, is chosen such that the required image pixel spacing 
I 
along the Y-direction, Py, is achieved. The relation between T and Py is 
1 Py = 2Tc , where c is the speed of electromagnetic propagation. The factor 
of i is due to the reflection. Hence the sampling period is T = 2Py and t he 
2 c 
sampling rate is f = 2~y • 
The data D. j corresponds to the return from the ground position (x,y). 
1., 
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Conventional radar uses D. . for F. . , the image corresponding to ( x, y). l,J l,J 
However, the SAR system computes F .. by a Qoherent adding of m returns from l,J 
each side of (x,y). Hence 
m 
Fi,J = L 8 k,J Di-k,j 
k=-m 
The number of multiplications required for each point Fi,j is 2m+1 . Since a 
new value of D. . is recorded every time period T, the multiplication rate l,J 
required is r = (2m+1)/T = (2m+1)f. 
It is worth mentioning again that this description is an extreme 
simplification of the real problem. Among the factors omitted for the sake of 
simplicity and clarity are the effects of the angle between the planet motion 
and the platform velocity and the distance variation of each surface position 
from the system as a function of j and k. 
In addition, the system is described here as if the platform is at ground 
level (whereas 800 Km is a typical altitude), as if the { t. . } are uniformly l,J 
distributed (whereas typically there is an inter-beam waiting period for range 
gating etc.), and as if the pixel spacing is based only on the range (rather 
than the slant-range). 
These simplifications are made here since they do not change the basic 
• 
concepts of the system. As a matter of fact, the system which is now being 
VLSI-implemented without benefit of these simplifications is very similar to 
the one described in this paper. 
The relation between the pixel-spacing and the system resolution depends on 
many factors (e.g., the value of m). The exact relation is also left out of 
this paper. It is sufficient, for the purpose of this paper, to assume that 
the resolution is close to the pixel spacing. 
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TYPICAL NUMBERS 
The following numbers used as examples are taken from the requirements for 
SEASAT-A, which may be found in reference [10]. 
Py = 20 meters 
f = 7.5 MHz 
N = 1,024 
m = 512 points on each side 
This implies a multiplication rate of r = (2m+1)f = 1,025x7.5MHz = 7.7GHz 
First, the bad 
and data {D. . } l.,J 
news about these numbers . Since both the coefficients {a. . } l.,J 
are comolex quantities, each multiplication requires 4 ~ 
multiplications. Therefore, the rate of real multiplications is about 
30.75 GHz. 
The good news is that both the coefficients and the data are handled with only 
4 bits of significance. 
complex arithmetics. 
However, the accumulation is performed in 18- bit 
DISCUSSION 
Let Z be the operator which delays data by the time period T. However, Z does 
not affect the constant coefficients. 
Hence Z Di,j = Di,j- 1 for j>O, 
Similarly ZN D. . = D. 1 . but l.,J 1.- ,J 
are constant coefficients. 
By definition, we have 
m 
= 2: ak,J Dt-k,j 
k =-m 
and 
z b . . l.,J 
m 
Z D. 
1.,0 = 
0i-1,N-1 
= b. . , where the b' s l.,J 
= 2: ak,J zkN Dt,J 
k=-m 
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This is mathematically (i.e., formally) correct. However, it is unrealizable, 
since it involves negative powers of the operator Z. Since Z means delay, the 
operator z-1 means Prediction. Since we do not know how to build the 
prediction operator, it must be circumvented. 
F can also be represented by 
Define h {). k+m, and obtain 
Zm 
z<m+k)N D 
l,J 
zmN F = 2: a zhN D i,J h-m,J i,J 
h=o 
Define bk . ~ ak . and obtain 
,J -m,J 
zmN F 
i,J 
Zm 
= 2: bk,J 
k=o 
This means that by implementing the operations shown on the right-hand side o f 
the above equation, the image function F obtained is delayed by mNT. This is 
not surprising, since the definition of F requires m neighboring data values 
mN 
on each side. Hence, let G ~ Z F represent the delayed image function. 
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APPROACH (A) 
The implementation of G = L bk .ZkND is discussed and analyzed in [7]. It 
'J 
is shown there that an optimal implementation (with respect to a set of design 
objectives defined in that reference) is realized from the following 
presentation 
Zm 
Gi,J = L zk b zk(N-t) D k,J i,J 
k=o 
This computation can be implemented by the circuits consisting of 2m+1=1,025 
k 
cells as shown in figure 1. Please remember: the Z does not affect the b's. 
Di, J -f...-..... ---t 
....._ _ .. 
G· J 1, 
Unit No. 0 Unit No. k 
Figure 1; The cells for approach (A) . 
1 This implementation is systolic and is relatively easy to implement in VLSI. 
The complex multiplication rate o f each cell is only 
r ' : r/1,025 = 7.5 MHZ 
1 H.T. Kung and C.E. Leiserson, in [8], write, "A systolic system is a 
network of processors which rhythmically compute and pass data through the 
system. Physiologists use the word "systol" to refer to the rhythmically 
recurrent contraction of the heart and arteries which pulses blood through 
the body. In a systolic computing system, the function of a processor is 
analogous to that of the heart. Every processor regularly pumps data in and 
out, each time performing some short computation, so that a regular flow of 
data is kept up in the network." 
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which for only 4-bit real terms is well within the performance range of 
off-the-shelf, commercially available LSI multipliers [9]. 
It is possible to use pipeline multipliers because the data can easily be 
arranged such that it is available serially, with the least significant bits 
leading, and because the delay introduced by the pipeline is insignificant. 
This approach allows the application of even slower circuits, which may be 
beneficial for power and size considerations. 
Figure 2 shows how the coefficients, { bk, j}, can be stored in sequential 
memory (circular shift registers) rather than in random access memory. This 
also may be beneficial for power and size considerations. 
G· j ~. 
Unit No. 0 Unit No. k 
Figure 2: Approach (A), with circular shift registers for the b's. 
In summary, 2m+1 cells, arranged in a linear sequence, are used. The kth cell 
(for k=0,1,2 ... 2m) computes the contribution of the (m-k)th column ahead/ago, 
to the image of the current position column. This cell stores 2N complex data 
quantities: N coefficients, {bk,*}, N-1 input values, and 1 partial sum. 
Each device performs one complex multiplication and one complex addition at 
the sampling rate, f. 
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APPROACH (B) 
This approach is dual, in a way, to the previous one. Whereas in (A) each 
cell computes a single selected phase of~ the image columns {G . • l, in (B) 
l. , 
each cell computes~ the phases of selected image columns only. As before, 
there are 2m+1 devices, numbered k=0,1, ... 2m. 
From now on all the first indices (such as the "i" in bi,j) are computed in 
modulo (2m+1) arithmetic. 
In this approach the kth cell computes the image columns G. • for all values 
l. , 
of i, such that i:k (mod 2m+1). 
Hence, if the entire image is considered as a series of "frames", each 
composed of 2m+ 1 vertical image columns, then each cell produces all the 
images which belong to a certain column in all the frames. 
The basic module of the system, according to this approach, is an accumulator 
as shown in figure 3. 
Figure 3: The basic accumulator. 
It is easy to see that 
T . = s . + T . 1 = s. + z T. l. l. l.- l. l. 
T. 
-
z T. = (I-Z) T. = s. l. l. l. l. 
co 
T . = (I-Z)-
1S . = L zk S. l. l. k=o l. 
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This holds, obviously, if Zk=O for some k>O. 
This shows, not very surprisingly, that each T i is the sum of some of the 
previous input values {S. i k<j~i}. 
J 
If the input sequence is {Si,j} for i=0,1 •.. and j=0,1 ..• (N-1 ), and if the 
Z is replaced by ZN (a shift register of length N), then 
00 
T t,J = L zkN st,J 
k=o 
Hence, the column T. * is the sum of some of the previous columns . 
1, 
In order to use this accumulator for the SAR processor the {S. . } should be 
1,J 
the products of the input values {D .. } by the coefficients, and the summation 
1,J 
should include only 2m+1 terms. 
In order to limit the range of the summation the cell is modified such that 
the input to the accumulators-column, ZN, is cleared at all times (i, j ) 
whene ver i=k (mod 2m+1). Hence, this occurs for N successive cycles, every 
N(2m+1) cycles, or for one column-period every frame-period. 
(k) The modified cel l is shown in figure 4. Let oi,j be the output of the adder 
at t .. , in which t he raw data D .. is multiplied by the coefficient b , for 1 ,J 1,J u,v 
some yet undetermined values of u and v. 
One can verify that 
Di-h,j where tJd-k-1 (mod Zm+t) and ~~2m 
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D. j -+--+-------------........_ ~. D· j ~. 
( k) 
G i, j 
i:: k 
{mod 2M+1) 
Unit No. k 
0 
figure 4: The modified cell, for the kth phase. 
at the time t . . the 
~ .J 
i-k (mod 2m+1) columns. 
is the 
In order to have 
weighted sum o f the 
G(k) = G , we consider it 
only when ll =2m, i.e . , when i:k (mod 2m+ 1 ) , and get 
2m 
a!~)= 2: bu,v Di-h,J 
h=o 
If u and v are chosen to be u=k-i+h (mod 2m+1) and v=j, then 
2m 
a!~)= L bh,j Dk-h,j = ai,j when i•k (mod Zm+ 1) 
h=o 
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We have 
13 
(k)_ "' 6 t,j - ~ bk-1+h,J D1-h,J = 
h=o 
13 
"' hN 
= ~ bk-i+h,J z Di,J 
h=o 
163 
13 
= "' zhN b D ~ k-i+h,J 1,J 
h=o 
Introduce Zb, the delay operator which operates only on the coefficients (the 
b's) similarly to the operator Z, which operates only on data 
13 13 
G(k)= L zhN z-<k+h)N b ni,J iJ . b -iJ -ltN "' hN -hN = zb L. z zb b -i,J n1.J 
h=o h=o 
This expression requires some interpretation: since 
coefficients, negative powers of the delay are allowed. 
the { bi, j} are known 
Since the first index 
is computed modulo 2m+1, a single circular shift register of length N(2m+1) 
can be used to store all the {bi,j}. 
Since the "nominal" b in the above expression 
such that each bi,j is followed by b i,j+1 
is b-i,j the.{bi,j} are arranged 
(like the data, Di . ) , but the 
,J 
entire column bi,* is followed by the column bi-1,• (unlike the data). 
Since the kth cell requires the phase -kN (as suggested by the term in front 
of the 2: -sign), each cell taps the circular shift register N units apart. 
N Hence each cell contains a shift register of length N for the data (Z ) and a 
N 
shift register, also of length N, for the coefficients (Zb). 
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However, only when iEk (mode 2m+1) is the output G(k) a valid value for the i,j 
required Gi .. Therefore, the kth cell is allowed to announce its output only 
,J 
then. This Qermission-to-aonounce is implemented with a t ri-state driver . 
The kth device therefore has t he struc t ure shown in figure 5 . 
Di,j~r-~~------------------------------~- Di,j 
0 
i=: k 
(mod 2M+1) ? 
G i , j -t--....... -------------1- Gi, j 
Unit No. k 
Figure 5: The kth cell for approach (B). 
In s ummary, 2m+1 cells, arranged in a linear sequence , are used. The kth cell 
(for k=0,1,2 ... 2m) performs all t he computation for all the image columns Gi ,* 
such that i =k (mod 2m+1). This cel l stores 2N complex quantit i es: 
N coefficients, {b. . } , and N partial sums. ~ ,J 
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Each cell performs one complex multiplication and one complex addition at the 
sampling rate, f. 
The linear sequence arrangement is needed only for the coefficients. However, 
any other arrangement (e.g. , tree) can be used for the input data {D. . } and 
1,J 
the output image, {Gi,j}. 
ABQUT THE IMAGE PIXEL SPACING 
The horizontal oixel spacing, Px, of the system is Px=NTv, whereas the 
vertical pixel spacing, Py, is Py = .!.Tc . The ratio, R, between these pixel 
2 
spacings is 
;xy Tc .. c R = a:: ZNTv 2Nv · 
For the numbers used here, and for v = 36,000 Km/h = 104m/sec (which is about 
22,500 mph) we get 
R = lNv a:: 2X 1,025X 10,000 
300,000,000 
It: 15 
This suggests that it is possible to reduce the output in the X-direction by 
a factor P (which does not exceed R) without degrading the image quality. 
Obviously, it is desirable to take advantage of the reduced requirement for 
output, and to reduce the computation accordingly. 
This advantage can be achieved by computing only every Pth image column, 
{G . *}, e.g., for i=o (mod P). 
1, 
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COMPARISON QF THE TWQ APPRQACH~S 
The single most important issue of the architecture of the SAR processor is 
the dynamics of the data flow (shall we call it gata-dynamics?). It is clear 
that the data and the coefficients must flow past each other. 
The first approach keeps all the coefficients for each image-column, { bk *}, 
' always in the same device and keeps all the data flowing past them. Hence, 
relatively stationary coefficients with dynamic data. 
The second approach keeps all the data required for computing a certain 
image-column in the same device and keeps all the coefficients flowing past 
them. Hence, relatively stationary data with dynamic coefficients. 
Approach (A) is completely laminar flow systolic system, composed of 2m+ 1 
devices, each of which is systolic, too. Approach (B) is a periodic-laminar 
flow systolic system, composed also of 2m+1 devices which are systolic only 
periodically. 
The operation control is not discussed here for either approach. In both 
cases it is simple and straightforward if both broadQast and d;aisv-Qhaineg 
connections are used. The problem of assigning an individual identity (e.g., 
the value of k) to each device, dynamically, in spite of identical hardware 
can be solved in any of several ways, for either approach. 
Generally, the operation control is similar (in complexity, connectivity etc.) 
for both approaches. 
Dynamic data allows simpler access to the resulting G .. , because it is always l.,J 
produced by the same device. One may notice that approach (A) does not 
require the tri-state output drivers which (B) requires. This is an advantage 
of (A) over (B). 
Dynamic coefficients, as in approach (B), significantly simplify the process 
of changing the coefficients, {b. . } , (when needed due to changes of the l.,J 
flight parameters) because all the coefficients circulate through a single 
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loop, which allows for easy external injection of the new set of coefficients. 
This is not just a simplification, but also a simple way to achieve a 
synchronous and an instantaneous change. 
advantage o f (B) over (A). 
Therefore, this is a significant 
In (A) an arithmetic malfunctioning (multiplication or addition) in a single 
cell, affects~ the image points, whereas in (B) it affects only the columns 
computed by this particular cell. Hence, (B) is much more robust than ( A) . 
Suppose that {G .. } is to be computed only for a certain subset of columns, 1,J 
for example only for one column in P (i.e., i=nP). How does this affect the 
architecture? In approach (A) no saving of processing hardware can be 
achieved without major modifications of the architecture, whereas in (B) only 
the devices corresponding to these columns have to be implemented. However, 
the z~ of each eliminated cell should be included in the system such that a 
total z~( 2m+l) circular shift register is maintained. 
The last three considerations are overwhelming reasons to prefer approach (B) 
over (A). Therefore, the system which is currently being implemented in VLSI 
is based on (B). 
YkSI IMfkEMENTATION 
The control signalling of the system can be based on the application o f two 
regimes of communication in the system: one is a "hop-by-hop" communication, 
like a daisy chain, between the cells, and the other is based on simultaneous 
broadcasting to all the units. 
In order to reduce drastically the total power consumption of the system, a 
technology is being developed to allow these devices (each being a VLSI chip, 
e.g., a "lot" of silicon), to be interconnected without having to cut the 
wafer. This necessitates checking each device on the wafer. Printing metal 
connections on the wafer makes it possible to connect the good ones and skip 
the bad ones. 
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There are many other important details: the organization of a linear array on 
a round wafer, loading the coefficients into different memories (for the 
former approach, only), dynamically assigning identification to the devices, 
increasing system robustness, and so forth. 
These details are very important, and have conceptually simple solutions. We 
did not find it necessary to include them here. 
Jet Propulsion Laboratory was funded in FY77 to develop and demonstrate 
real-time SAR processor technology that would enable on-board spacecraft SAR 
processing. A custom VLSI implementation of approach (B) described in this 
paper will be an important factor in enabling an on-board SAR processor. This 
VLSI device, the Azimuth Correlator Device (ACD), is being designed and 
fabricated at TRW, Inc., and contains all of the functional elements of 
approach (B) (figure 5) with some additional circuitry to perform control 
functions and to correct far migration of image elements through the processed 
aperture. 
The range migration results from a simple geometric relationship between the 
SAR instrument and an image element on the surface of the earth (or other 
planet) that results in a change in surface element range as the surface 
element occupies different azimuth positions within the area illuminated by 
the radar antenna. 
A functional block diagram of the ACD (figure 6) shows the Range Migration 
Compensation (RMC) , which is divided i nto coarse and fine components (RMC- C 
and RMC-F). The Azimuth Reference Function ( ARF) coefficients and the RMC 
coefficients are stored in shift register memory, which also serves as the 
delay operator in the ACD. The ACD contains a complex multiplier, a complex 
adder , shift register memory to store coefficients and partially processed 
image elements, and control and timing circuitry. 
A more detailed description of this VLSI device is contained in (11]. It is 
expected that the first lot of ACD chips will be available for testing in the 
third quarter of 1979. 
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ACD INPUT 
SAMPLE BUS 
Di,j 
4+4 
RMC = Range Migration Compensation 
z~ 
4+4 AZIMUTH 
bi, j -4-----.1 REFERENCE ~------+-~---l 
FUNCTION 
IMAGE 
COLUMN ~---.-~ 
Output Enable 
Out ut Comp. 
Sample Sync. 
Multiplex Sync. CHIP 
MEMORY 
ARF Sync. CONTROL 
----....:....-~ 
Range-line Sync. AND 
Initialize ACD TIMING 
RMC Recirc. 
Output Data Sync. 
12+12 
IMAGE COLUMN 
OUTPUT 
4+4 b 
figure -6: A block diagram of the Azimuth Correlator Device. 
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CONCLUSION 
SAR processing requires a high rate of arithmetic operations and a substantial 
amount of data storage. 
It is possible to implement a SAR processing system based on a multitude of 
identical cells, all working in parallel, at full capacity, such that they 
share uniformly the required system operating rate. 
In addition, it is possible to organize such a system with only a small number 
of interconnections. 
Therefore, VLSI is most suitable for SAR processing. 
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